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(57) ABSTRACT 
Disclosed are apparatus comprising single-path and multiple-
path compliant interconnects that are coupled between elec-
trical contacts and that allow for increased electrical perfor-
mance without compromising mechanical reliability. 
Exemplary apparatus comprises a conductive vertical anchor 
coupled at a first end to an electrical contact; and one or more 
conductive arcuate beams coupled at a first end to a second 
end of the vertical anchor, and coupled at a second end to a 
second electrical contact. One electrical contact comprises a 
die contact pad and the other electrical contact comprises a 
substrate contact pad. Alternatively, one electrical contact 
comprises a substrate contact pad and the other electrical 
contact comprises a printed circuit board contact pad. Also, 
one electrical contact comprises a die contact pad and the 
other electrical contact comprises a printed circuit board con-
tact pad. Methods of fabricating the apparatus are also dis-
closed. 
11 Claims, 9 Drawing Sheets 
US 8,382,489 B2 
Page 2 
OTHER PUBLICATIONS 
Lo., G., et al. "G-Helix: Lithography-Based Wafer-Level Compliant 
Chip-to-Substrate Interconnects," Proc. of 54th Electronic Compo-
nents and Technology Conference, Las Vegas, NV Jun. 2004, pp. 
320-325. 
Kacker, K., et al., "FlexConnects: A Cost-Effective Implementation 
of Compliant Chip-to-Substrate Interconnects," Proc. of Electronic 
Components and Technology Conference, Reno, NV, May 29, 2007-
Jun. 1, 2007, pp. 1678-1684. 
* cited by examiner 
U.S. Patent Feb.26,2013 Sheet 1of9 
Figx 1 a 
Fig~ 1 b 
Dlepad 
baiow 
US 8,382,489 B2 
U.S. Patent 
Fig. 2a 
Fig. 2b 
Fig. 2c 
Fig. 2d 
Fig. 2e 
Fig. 2f 
Fig. 2g 
Fig. 2h 
Fig. 2i 
Fig. 2j 
Fig. 2k 
Feb.26,2013 Sheet 2of9 US 8,382,489 B2 
20 
-22 , 
j::::::::;::;::;:::::;:::::;::;::;::::'.:::;::;::;::;:::::;:::::::::::;::;::;::;:::::;::;:::l-21 
!":'.????????????;::;::;::!:'.!:!???:~:;·?;~:::-:???:::?::~ ~~ 
25 
1,.,...,,:::';~~,..,,..,.,.,~~{;~~!;;:;~.,.,,.,,.,}:?;=:j:~?;_=:~;;-~:,.,,,..,:~;;~t::;/:;::;:..,,.,..,.!~:~:,,,.,..,.~i~~:~;=:::;1!:=:::2:=::i;~!=;:~;::~.,.,.,,.~/:;:~E ~~ 
26 n-:~::~?~:~;!;::~;~~2;;:;:~;~!2~::~r,:i;;;ox:;:::;;::~;:;~;::;::;::!:::7::;;::;:;i;;::;::;:::;;:::~!2;:::;;:::;;::~:·;:::;;::::~::.:#:t~~ 
27 t:1.;~;:;;:,~.··''.'?~':;~:.b?:1;\::.t'""'"':j;.,.,,.,..,.::I,f :,,,..,.,.,~~!;:"""""::;:I·:"""':,:i!:.,.,..,.,.J;'~2e 
U.S. Patent Feb.26,2013 Sheet 3of9 US 8,382,489 B2 
U.S. Patent Feb.26,2013 Sheet 4of9 US 8,382,489 B2 
" 0) 
·-LL 
.. 
0) 
·-u_ 
• 
·O) ,,,_ 
u... 
U.S. Patent Feb.26,2013 Sheet 5of9 
Fig. 5a 
Fi s·b•· g. 
US 8,382,489 B2 
U.S. Patent Feb.26,2013 Sheet 6of9 US 8,382,489 B2 
Fig. 6a 
Die Side 
t 1 1 
13 
~ . Substrate Side 
Fig. 6b 
70µm 
l 
_ .... ._ __ 70 µm ___ .,.._ 
U.S. Patent Feb. 26, 2013 Sheet 7 of 9 
Fig. 7a 
0 0 0 0 
D 0 D a 
D a D D 
0 D D D 
Fig. 7b 
cu cu cu cu 
cu cu cu cu 
CU CU CV CU 
Ci) cu Ci) cu 
US 8,382,489 B2 
U.S. Patent Feb.26,2013 Sheet 8of9 US 8,382,489 B2 
Fig~ 8c 
U.S. Patent Feb.26,2013 Sheet 9of9 US 8,382,489 B2 
Fig. 9a 
Fig. 9b 
US 8,382,489 B2 
1 
COMPLIANT OFF-CHIP INTERCONNECTS 
FOR USE IN ELECTRONIC PACKAGES AND 
FABRICATION METHODS 
CROSS-REFERENCE TO RELATED 
APPLICATION 
2 
ficient of thermal expansion (CTE) mismatch between the 
substrate and the printed circuit board without requiring an 
underfill material. Also, compliant free-standing structures 
can be used as interconnects between the die and the printed 
circuit board. In general, such compliant free-standing struc-
tures can be used as an interconnect between two electrical 
contacts and take up a relative displacement between these 
contacts. Such free-standing interconnects are referred to as 
compliant interconnects and do not require an underfill mate-
10 rial. Although an underfill material is not required, users can 
optionally use an underfill material with the compliant inter-
This application is a divisional of copending U.S. utility 
application entitled, "Compliant Off-Chip Interconnections 
for Use in Electronic Packages," having Ser. No. 12/152,149 
filed May 13, 2008, which is entirely incorporated herein by 
reference and which claims priority to U.S. provisional appli-
cation entitled, "Cost-Effective Compliant Off-Chip Inter-
connects," having Ser. No. 60/940,184 filed May 25, 2007 
and U.S. provisional application entitled "Multiple Electrical 15 
Path Compliant Interconnects with Improved Mechanical 
and Electrical Performance for use in Electronic Packages," 
having Ser. No. 60/940,152, filed May 25, 2007. 
connects. 
Accommodation of CTE mismatch without requiring an 
underfill, interconnects that do not crack or delaminate the 
low-K dielectric in the die, fine pitch, and high-yield cost-
effective fabrication without compromising the reliability are 
some of the challenges that off-chip interconnects must 
address in the future. To address these needs, compliant inter-
connects can be used. However, given the requirements for 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
20 higher compliance, lower electrical parasitics, finer pitch, 
no-underfill and reworkability, compatibility with low-k 
dielectrics, and cost effective fabrication-there are no com-
pliant interconnects available that meet these requirements This invention was made with governnient support under 
Contract/Grant No. ECS-0539023, awarded by the National 
Science Foundation. The governnient has certain rights in the 25 
simultaneously. 
The assignee of the present invention has previously devel-
invention. 
BACKGROUND 
The present invention relates generally to compliant inter-
connects for use in electronic packages and methods for fab-
ricating and designing such compliant interconnects. 
Performance, power, size, and cost requirements in the 
microelectronics industry are pushing for smaller feature 
sizes, innovative on-chip dielectric materials, higher number 
of interconnects at a reduced pitch, etc. without compromis-
ing the microelectronics reliability. Thus, it is projected by the 
Semiconductor Industry Association in their International 
Technology Roadmap for Semiconductors (ITRS) that by the 
year 2015, the integrated circuit (IC) feature size will shrink 
to about 10 nm, and therefore, the chip-to-substrate area-
array input-output interconnects will require a pitch of70 µm. 
Also, as the industry transitions to porous low-K dielectric 
materials/Cu interconnects to overcome RC delays, it is 
important to ensure that the stresses induced by the chip-to-
substrate interconnects and the package configuration do not 
crack or delaminate the low-K dielectric material. 
Flip chips on organic substrates (FCOBs) with fine-pitch 
solder bumps are being increasingly used to address perfor-
mance, power, size, and I/O requirements. FCOBs require 
underfill to ensure solder bump reliability. However, the 
added processing costs associated with underfill dispensing 
and curing, processing challenges especially for fine-pitch 
assemblies as well as reliability concerns due to underfill 
delamination make FCOBs a less likely option for future 
generations of microelectronic packaging. Furthermore, 
when low-K dielectric material (ultra low-K dielectric in the 
future) is used in the IC and when such I Cs are assembled on 
organic substrates, the stiff solder bumps could crack or 
delaminate the low-K dielectric material under thermal 
excursions. In contrast to flip chip solder bumps, compliant 
free-standing structures used as chip-to-substrate intercon-
nects can accommodate the CTE mismatch between the sili-
con die and the organic substrate without requiring an under-
oped a compliant interconnect technology, referred to as 
G-Helix. This is discussed, for example, by Zhu, Q., Ma, L., 
and Sitaraman, S. K., "Development of G-helix structure as 
off-chip Interconnect," Transactions of the ASME-Journal 
30 of Electronic Packaging, Vol. 126, pp. 237-246, June 2004; 
Lo, G., and Sitaraman, S. K., "G-Helix: Lithography-Based 
Wafer-Level Compliant Chip-to-Substrate Interconnects," 
Proc. of54th Electronic Components and Technology Con-
ference, Las Vegas, Nev., June 2004, pp. 320-325; and 
35 Kacker, K., Lo, G., and Sitaraman, S. K., "Assembly and 
Reliability Assessment of Lithography-Based Wafer-Level 
Compliant Chip-to-Substrate Interconnects" Proc. of 55th 
Electronic Components and Technology Conference, 
Orlando, Fla., 2005, pt. 1, pp. 545-550. The G-Helix compli-
40 ant interconnect technology is also described in U.S. Pat. No. 
6,784,378 assigned to the assignee of the present invention. 
G-Helix is a lithography-based electroplated compliant 
interconnect that can be fabricated at the wafer level. Results 
previously presented by the inventors such as disclosed by 
45 Zhu, Q., Ma, L., and Sitaraman, S. K., "Development of 
G-helix structure as off-chip Interconnect," Transactions of 
the ASME-Journal of Electronic Packaging, Vol. 126, pp. 
237-246, June 2004, Lo, G., and Sitaraman, S. K., "G-Helix: 
Lithography-Based Wafer-Level Compliant Chip-to-Sub-
50 strate Interconnects," Proc. of 54th Electronic Components 
and Technology Conference, Las Vegas, Nev., June 2004, pp. 
320-325, and Kacker, K., Lo, G., and Sitaraman, S. K., 
"Assembly and Reliability Assessment ofLithography-Based 
Wafer-Level Compliant Chip-to-Substrate Interconnects" 
55 Proc. of 55th Electronic Components and Technology Con-
ference, Orlando, Fla., 2005, pt. 1, pp. 545-550, indicate that 
it is a promising technology. However, this technology has 
two drawbacks. First, a three mask fabrication process with 
three electroplating steps is utilized in the fabrication of 
60 G-Helix interconnects. Such a process is relatively expensive 
and limits the viability of the G-Helix technology. By 
decreasing the number of masking/electroplating steps the 
viability of a compliant interconnect technology can be 
enhanced by improving its cost-effectiveness. 
fill material. Similarly, in contrast to second-level solder ball 65 
interconnects, compliant free-standing structures used as 
substrate-to-board interconnects can accommodate the coef-
Second, the inductance of the G-Helix interconnect is high 
and it is desirable to reduce the inductance. A potential solu-
tion should achieve both cost-effectiveness and electrical per-
US 8,382,489 B2 
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formance without comprom1smg on mechanical perfor-
mance. Also, a potential solution should be scalable to fine 
pitch requirements as projected for off-chip interconnects in 
the ITRS roadmap. 
Mechanical performance refers to mechanical compliance 
and thermo-mechanical reliability of the interconnects. Bet-
ter electrical performance is qualitatively described in terms 
oflower resistance and inductance of the interconnects. 
It would be desirable to have improved packaging tech-
niques and methods and utilize compliant interconnects with 
multiple electrical paths in an electronic package. This would 
improve the mechanical reliability of electronic packages in a 
cost-effective manner, without compromising on electrical 
performance. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The various features and advantages of the present inven-
tion may be more readily understood with reference to the 
following detailed description taken in conjunction with the 
accompanying drawings, wherein like reference numerals 
designate like structural elements, and in which: 
FIGS. la and lb illustrate exemplary single-path compli-
ant interconnects; 
FIGS. 2a-2k illustrate an exemplary process flow for fab-
ricating compliant interconnects; 
FIGS. 3a and 3b illustrate pictorial views of exemplary 
fabricated single-path compliant interconnects; 
FIGS. 4a-4c illustrate the robustness of the compliant 
interconnects and show undeformed and deformed intercon-
nects before and after an applied deformation force; 
FIGS. Sa and Sb illustrate beam structure dimensions for 
exemplary compliant interconnects; 
FIGS. 6a and 6b illustrate an exemplary parallel-path com-
pliant interconnect; 
FIGS. 7a and 7b illustrate mask designs for fabricating an 
exemplary parallel-path compliant interconnect; 
FIGS. Sa-Sc are pictorial views of exemplary fabricated 
parallel-path compliant interconnects; and 
FIGS. 9a and 9b illustrate pictorial views of exemplary 
multiple-path compliant interconnects. 
DETAILED DESCRIPTION 
Referring to the drawing figures, disclosed herein is 
improved compliant interconnect technology, which may be 
referred to as FlexConnects™ or FlexConnect™ compliant 
interconnects 10, that addresses the concerns discussed in the 
Background section. Both single-path (FIGS. la and lb), 
parallel-path (FIGS. 6a and 6b ), and multiple path (FIGS. 9a 
and 9b) compliant interconnects 10 are disclosed. Exemplary 
fabrication methods 20 or processes 20 (FIGS. 2a-2k) are also 
disclosed. 
The compliant interconnects 10, unlike conventional sol-
der bumps, for example, can accommodate the CTE mis-
match between a silicon die and an organic substrate without 
requiring underfill material. The compliant interconnect tech-
nology provides the benefits of the G-Helix compliant inter-
connects previously developed by the present inventors. 
However, the FlexConnects™ compliant interconnects 10 are 
different from the G-Helix version, in that they have a differ-
ent design, resulting in improved electrical performance 
without compromising on mechanical reliability and require 
a fewer number of processing steps to fabricate, making them 
cost-effective for mass-fabrication. The FlexConnects™ use 
parallel/multiple electrical paths as part of the compliant 
interconnect design. Sequential photo lithography (two mask-
4 
ing steps) and one electroplating step are preferably used to 
fabricate the compliant interconnects 10, and a patterned 
photosensitive layer is preferably used to simultaneously 
define openings in a passivation layer on a die and provide a 
stand-off for the compliant interconnects 10, thus reducing 
the number of processing steps. 
The compliant interconnects 10 have a number of advan-
tages. The compliant interconnects 10 exert minimal force on 
die pads, and therefore, will not crack or delaminate low-K 
10 dielectric material on the die. The compliant interconnects 10 
do not require underfill material to accommodate the CTE 
mismatch between the die and organic substrate, and because 
no underfill is used, the interconnects are easily reworkable. 
15 The compliant interconnects 10 may be fabricated at a wafer-
level and therefore are cost-effective. Also, fabrication of the 
compliant interconnect 10 uses a conventional wafer fabrica-
tion infrastructure, so there are no additional equipment or 
infrastructure costs. The compliant interconnects 10 are fab-
20 ricated using lithography and electroplating processes, so the 
interconnects 10 are scalable, and interconnect dimensions 
and shape can be varied across a chip or die to accommodate 
electrical, mechanical, and thermal requirements. Lead-free 
solder may be used for interconnection to substrates, and 
25 therefore, the technology is environmentally friendly. Similar 
to chip-substrate interconnects, the compliant interconnects 
can be fabricated on a package substrate to create package-
to-board second-level interconnects. 
The viability of the fabrication process 20 has been dem-
30 onstrated by fabricating compliant interconnects 10 at a 100 
µm pitch (FIGS. 3 and S). The compliant interconnects 10 
have superior electrical performance compared to the previ-
ously-developed G-Helix interconnects. Through numerical 
simulations, it has been shown that the improved electrical 
35 performance of the compliant interconnects 10 is not at the 
expense of their mechanical performance. For example, with 
regard to parallel-path compliant interconnects 10, numerical 
simulations show that their electrical performance is consid-
erably enhanced without compromising their mechanical per-
40 formance. 
It is to be understood that the compliant interconnects 10 
may be fabricated on a "panel" that comprises a die, a sub-
strate, a printed circuit board, multiple die, multiple sub-
strates, multiple printed circuit boards, or combinations 
45 thereof. The "panel" may include multiple electrical contacts. 
Single-Path Compliant Interconnects 
Schematic representations of exemplary single-path com-
pliant interconnects 10 are shown in FIGS. la and lb. A 
horizontal arcuate structure 13 (or arcuate beam 13) is 
50 employed which connects to die contact pads via a vertical 
anchor structure 14. The end of the arcuate beam 13 prefer-
ably has a circular pad 11. This is used during chip assembly, 
to provide a surface for solder to wet the arcuate beam 13. 
Also, a neck 12 is provided that transitions from the circular 
55 pad 11 to the arcuate beam 13. This ensures that solder only 
wets the circular pad 11 and not the arcuate beam 13. 
Solder should not wet the arcuate beam 13, as such a 
wetting detrimentally impacts the compliance of the intercon-
nect 10. FIG. la illustrates a compliant interconnect 10 with 
60 a circular pad 11. In this case, for the purpose of chip-to-
substrate assembly, solder paste is deposited on substrate 
pads, and the chip and compliant interconnect 10 are 
assembled onto the substrate using a reflow process. FIG. lb 
illustrates an alternative assembly scheme in which a solder 
65 bump lS is electroplated on the interconnect pads 11, and the 
chip with the interconnects 10 is assembled on the substrate 
with or without solder paste on the substrate pads. 
US 8,382,489 B2 
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Copper is preferably used as the interconnect material 
because it has low electrical resistivity which results in 
improved power distribution and device performance as well 
as reduced cross talk. Copper also has good electromigration 
properties. Copper is also relatively inexpensive and easy to 5 
electroplate. 
Interconnect Fabrication 
Representative fabrication processes 20 for fabricating the 
compliant interconnects 10 illustrated in FIGS. la and lb are 
illustrated in FIGS. 2a-2k. The steps shown in FIGS. 2a-2h 10 
may be used to fabricate the compliant interconnect 10 shown 
in FIG. la. The steps shown in FIGS. 2a-2/and 2i-2kmay be 
used to fabricate the compliant interconnect 10 shown in FIG. 
6 
Fabrication Results 
Using the fabrication process 20 described with reference 
to FIG. 2a-2h, prototype compliant interconnects 10 were 
fabricated at a 100 µm pitch as shown in FIGS. 3a and 3b. 
Differences between the compliant interconnect 10 illus-
trated in FIG. la and the prototype compliant interconnects 
10 shown in FIGS. 3a and 3b are that the fabricated prototype 
compliant interconnects 10 do not have a neck 12 and circular 
pad 11 as shown in FIG. la. The fabricated prototype com-
pliant interconnects 10 were found to be uniform and repeat-
able. To demonstrate robustness of the fabricated compliant 
interconnects 10, a compliant interconnect 10 was intention-
lb. 
On a given panel 21 with electrical contacts 22 (FIG. 2a), 
ally deformed as shown in FIGS. 4a-4c. FIG. 4b shows an 
undeformed compliant interconnect 10 and FIG. 4c shows a 
deformed compliant interconnect 10. 
15 When the free-standing compliant interconnect 10 was 
a dielectric passivation layer 23 is deposited (FIG. 2b). 
Examples of materials that may be used as the passivation 
layer 23 include SiO.sub.2, SiN, and polyimide. For example, 
Si02 is plasma enhanced chemical vapor deposition 
(PECVD) deposited as the passivation layer 23. This is fol-
lowed by depositing and patterning a photosensitive layer 24 
(polymer or epoxy, for example) to define openings 25 in the 
passivation layer 24 (FIG. 2c). A 3 µm thick, for example, 
NR7-1500p™ (supplied by Futurrex) photoresist layer 24 is 25 
preferably used for this step. NR7-1500p™ is used because of 
pushed sideways, it did not break or delaminate from the 
silicon wafer. The excessive deformation was applied to dem-
onstrate the robustness of the fabricated structure, and is not 
representative of actual thermo-mechanical deformations 
20 experienced by interconnects 10 in a packaging assembly. 
its dimensional stability at high temperatures. A seed metal 
layer 26 (Ti/Cu/Ti, for example) is then deposited to facilitate 
deposition of copper for the interconnect structure (FIG. 2d). 
A second photosensitive layer 27 is then deposited and pat- 30 
terned to define the arcuate structure 13, the neck 12, and the 
circular pad 11 of FIGS. la and lb (FIG. 2e ). An 8 µm thick, 
for example, NR9-8000p™ (supplied by Futurrex) photore-
sist layer 27 may be used for this step. Metal 28, such as 35 
copper, for example, is then electroplated, filling the pattern 
defined both by the first and second photosensitive layers 24, 
27 (FIG. 20. In this manner, both the vertical anchor 14 and 
the arcuate beam 13, neck 12, and circular pad 11 are fabri-
cated in a single step. The resulting structure is shown in FIG. 40 
la. Alternatively, the structure in FIG. la can also be realized 
by modifying the fabrication process. The steps illustrated in 
FIGS. 2a-2d can be repeated. Then, a metal, such as copper, 
can be electroplated to fill the first photosensitive layer 24. 
The steps illustrated in FIGS. 2e-2h can then be performed to 45 
realize the structure shown in FIG. la. For the purpose of 
assembly, solder suitable interface metallurgies 29 (e.g., 
Ni/ Au) are deposited on the top surface of the arcuate beam 
13 (FIG. 2g). The interconnect 10 is then released by etching 
or stripping the photosensitive layers 24, 27 and the seed layer 50 
26 (FIG. 2h). In this manner, the free-standing compliant 
interconnect 10 illustrated in FIG. la is realized. 
To realize the compliant interconnect 10 shown in FIG. lb, 
the steps illustrated in FIGS. 2a-2f are repeated, and the 
remaining steps are as follows. After the step shown in FIG. 55 
2/, a third photosensitive layer 31 is deposited and patterned 
These fabrication results demonstrate the viability of the fab-
rication process 20. 
Single-Path Compliant Interconnects Design Character-
ization 
The mechanical performance of the compliant intercon-
nect 10 may be characterized in terms ofits diagonal compli-
ance ((c/+c/)/2)0 ·5 . The terms 'x' and 'z' are in-plane direc-
tions as shown in FIGS. la and lb. A more detailed 
explanation of diagonal compliance is provided in the paper 
by Lo et al. cited above. To determine the diagonal compli-
ance, the interconnects 10 are modeled in ANSYS® using 
solid elements. The interconnects 10 are modeled using a 
linear elastic material model with properties corresponding to 
copper. The elastic modulus is taken as 103.4 GPa and Pois-
son's ratio as 0.34. 
Loading conditions correspond to completely constraining 
one end of the compliant interconnect 10. In-plane displace-
ments are imposed on the nodes at the other end of the com-
pliant interconnect 10. The resulting reaction forces are 
obtained and the compliance calculated as the ratio of the 
applied displacement to force. 
The electrical performance is qualitatively described in 
terms ofresistance and inductance of the compliant intercon-
nect 10. The resistance and self-inductance of the compliant 
interconnect 10 were determined through numerical simula-
tions using the well-known FastHenry program. The resistiv-
ity of copper was selected as 1.772xl0-6 Q-cm. The electrical 
and mechanical performance characteristics of the single-
path interconnect 10 was determined. The results are summa-
rized in Table 1. 
TABLE 1 
Electrical and mechanical characteristics of compliant interconnects 
Cx Cz Cd Rnc L,elf 
(rnrn/N) (mrn/N) (rnrn/N) (mQ) (pH) 
Single- 0.53 1.03 0.82 31.48 58.8 
Path 
Design 
The single-path compliant interconnect 10 has good elec-
trical characteristics. However, its mechanical compliance 
should be increased to reduce the stresses transferred to the 
to define an opening 32 to the circular pad 11 of FIG. lb (FIG. 
2i). Suitable interface metallurgies 33 (e.g., Ni) for the pur-
pose of assembly using solder can then be deposited on the 
top surface of the circular pad 11. This is followed by depos- 60 
iting solder 34 into the mold defined by opening 32 in the third 
photosensitive layer 31 (FIG. 2j). The interconnect 10 is then 
released by etching or stripping the photosensitive layers 24, 
27, 31 and the seed layer 26. The solder is reflowed once the 
interconnect 10 is released (FIG. 2k). In this manner, the 
free-standing compliant interconnect 10 illustrated in FIG. lb 
65 die and to accommodate the CTE mismatch. One way to 
increase the compliance will be to use multiple paths for the 
arcuate structure without changing the fabrication steps. is realized. 
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Parallel-Path Compliant Interconnect Design 
The compliant interconnect 10 is a structure that performs 
both electrical and mechanical functions. Almost all compli-
ant interconnect technologies developed previously employ a 
single electrical path. However, there are benefits in using two 
or more electrical paths. To illustrate this, as an example, 
consider a semi-circular beam, which has both an electrical 
and a mechanical function. The beam (FIG. Sa) experiences a 
mechanical load due to a force 'F' and also conducts a current 
8 
interconnects can be extended by using multiple paths as part 
of the interconnect design, as illustrated in FIGS. 9a and 9b. 
Parallel-Path Compliant Interconnect Design 
Because the mechanical compliance of the single-path 
compliant interconnect 10 is low, a parallel-path interconnect 
10 was designed using the concepts presented above. A sche-
matic representation of the parallel-path interconnect 10 is 
shown in FIGS. 6a and 6b. Starting with the vertical anchor 
'i' from one end of the beam to the other. The beam has a 10 
structure 14, two horizontal arcuate structures 13, or arcuate 
beams 13, are fabricated. The ends of the arcuate beams 13 
meet at a circular pad 11. The transition from the relatively square cross-section with its height H and its width W are 
equal to a. The flexural rigidity 'S' of the beam is proportional 
to a4 . 
The compliance 'C' of the structure is given by 
F F 
Ccx:-cx:-. 
S a4 
thin arcuate beams 13 to the larger circular pad 11 serves the 
purpose of the neck 13 shown in FIGS. la and lb. The 
thickness of the arcuate beams 11 of the parallel-path com-
15 pliant interconnect 10 is same as that of the single-path com-
pliant interconnect 10 shown in FIGS. la and lb. However, 
the width of each individual beam 13 of the parallel-path 
compliant interconnect 10 is about 1/3rd that of the single-path 
The electrical resistance of the structure is inversely propor- 20 
tional to its cross-section and is given by 
compliant interconnect 10. Also, the curvature of the arcuate 
structure 13 was modified to accommodate pitch require-
ments. 
To fabricate the parallel-path compliant interconnects 10, 
the process 20 outlined in FIGS. 2a-2k may be used. For the 
first masking step (FIG. 2c), the mask may be comprised of 1 1 
Rcx:-cx:-. 
A a2 
The beam is cut through the middle along its length (FIG. Sb), 
creating two electrical paths. The second path is mirrored, 
creating a generally circular geometry. The flexural rigidity 
'S' is 
and the compliance is 
The resistance is 
Hence, 
C' R' 
- =4 and - = 1. C R 
25 squares with the same dimensions as that of the vertical 
anchor structure 14. A schematic illustration of the 1st layer 
mask is shown in FIG. 7a. This masking step may also be used 
to define openings in the passivation layer. Although square 
openings are shown in this example, openings of other geo-
30 metric shapes (circular, oval, etc.) are also realizable. The 
second masking step (FIG. 2e) defines the two arcuate beams 
13 and the copper pad 11 at the end of the arcuate beams 13. 
A schematic illustration of the 2nd layer mask is shown in 
FIG. 7b. Fabricated parallel-path compliant interconnects are 
35 shown in FIGS. Sa-Sc. 
The mechanical compliance and the electrical parasitics of 
the parallel-path compliant interconnects 10 were determined 
using the procedure discussed above. The results are summa-
rized in Table 2. As seen, the inductance of parallel-path 
40 compliant interconnect 10 is lower than the single-path com-
pliant interconnect 10 (-38%). The parallel-path compliant 
interconnect 10 has a compliance that is nearly six times that 
of the single-path compliant interconnect 10. In other words, 
by using parallel electrical paths, the compliance is increased 
45 and at the same time the inductance is decreased. 
TABLE2 
Electrical and mechanical characteristics of parallel-path interconnects 
50 Cx Cz Cd Rnc L,elf 
(rnrn/N) (mrn/N) (rnrn/N) (mQ) (pH) 
Single- 0.53 1.03 0.82 31.48 58.8 
Path 
Design 
55 Parallel- 2.15 6.47 4.82 40.94 36.5 
Path 
This means that the electrical resistance remains the same, 
whereas the compliance is 4 times its previous value. Thus, by 
using two electrical paths, an opportunity exists to achieve the 
same electrical performance as a single-path compliant inter- 60 
connect 10 while obtaining improved mechanical compli-
ance. Stated differently, using parallel-path compliant inter-
connects 10, if one were to keep the mechanical compliance 
the same as single-path compliant interconnect 10, the elec-
trical performance of the parallel-path compliant intercon- 65 
nect 10 will be superior over the single-path compliant inter-
connect 10. The concept of using parallel-path compliant 
Design 
Thus, single-path and multiple-path compliant intercon-
nects for use in fabricating electronic packages, and methods 
for fabricating such interconnects have been disclosed. It is to 
be understood that the above-described embodiments are 
merely illustrative of some of the many specific embodiments 
that represent applications of the principles discussed above. 
Clearly, numerous and other arrangements can be readily 
devised by those skilled in the art without departing from the 
scope of the invention. 
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What is claimed is: 
1. A method comprising: 
providing a panel having electrically conductive contacts 
formed thereon; 
forming a passivation layer on the panel and electrically 
conductive contacts; 
forming a first mold on the panel above the electrically 
conductive contacts that simultaneously creates an 
opening in the passivation layer and defines an anchor of 
an interconnect; 
forming a second mold above the first mold that defines one 
or more arcuate beam structures; and 
10 
forming an electrically conductive compliant interconnect 
comprising the anchor and the one or more arcuate beam 15 
structures using the first and second molds. 
2. The method recited in claim 1, further comprising: 
removing the first and second molds. 
10 
6. The method recited in claim 4, wherein the panel com-
prises multiple die, multiple substrates, multiple printed cir-
cuit boards, or combinations thereof. 
7. The method recited in claim 1 wherein forming the first 
mold comprises: 
depositing a first photoresist layer on the passivation layer; 
forming an opening in the first photoresist layer to create an 
opening in the passivation layer and define the first 
mold; and 
forming a vertical anchor for the interconnect. 
8. The method recited in claim 1, wherein forming the 
second mold comprises: 
depositing a seed layer on the first photoresist layer; 
depositing a second photoresist layer on the seed layer to 
define the second mold; and 
forming the one or more arcuate beam structures. 
9. The method recited in claim 8, further comprising: 
removing the first and second molds. 
3. The method recited in claim 1, wherein the panel com-
prises multiple die, multiple substrates, multiple printed cir-
cuit boards, or combinations thereof. 
10. The method recited in claim 8, wherein forming the 
20 third mold comprises: 
4. The method recited in claim 1, further comprising: 
forming a third mold above the electrically conductive 
compliant interconnect; and 
forming an electrically conductive interconnect extension 25 
using the third mold that is coupled to the electrically 
conductive compliant interconnect. 
5. The method recited in claim 4, further comprising: 
removing the first, second and third molds. 
depositing a third photoresist layer on the second photore-
sist layer and the electrically conductive compliant inter-
connect; and 
forming an opening in the third photoresist layer to define 
the electrically conductive interconnect extension; and 
forming the electrically conductive interconnect extension. 
11. The method recited in claim 10, further comprising: 
removing the first, second and third molds. 
* * * * * 
